• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    A semiconductor processing method of providing a hemispherical grain polysilicon layer atop a substrate includes, a) providing a substantially amorphous layer of silicon over a substrate at a selected temperature; b) raising the temperature of the substantially amorphous silicon layer to a higher dielectric layer deposition temperature, the temperature raising being effective to transform the amorphous silicon layer into hemispherical grain polysilicon; and c) depositing a dielectric layer over the silicon layer at the higher dielectric deposition temperature. Transformation to hemispherical grain might occur during the temperature rise to the higher dielectric layer deposition temperature, after the higher dielectric layer deposition temperature has been achieved but before dielectric layer deposition, or after the higher dielectric layer deposition temperature has been achieved and during dielectric layer deposition. The temperature raising step can include initially raising the silicon layer temperature to an annealing temperature below the higher dielectric layer deposition temperature, and maintaining the silicon layer at the annealing temperature for a time period effective to increase its degree of surface roughness. Subsequently the silicon layer temperature is raised to the higher dielectric layer deposition temperature, with such further increasing the degree of surface roughness of the resultant silicon layer.
    公开号:US20010009808A1
    申请号:US09/771,441
    申请日:2001-01-25
    公开日:2001-07-26
    发明作者:Er-Xang Ping；Randhir Thakur
    申请人:Er-Xang Ping；Thakur Randhir P.S.；
    IPC主号:H01L28-84
    专利说明:
    [0001] This invention relates generally to semiconductor processing methods of providing a roughened polysilicon film and to capacitor constructions incorporating roughened polysilicon films. [0001] BACKGROUND OF THE INVENTION
    [0002] The reduction in memory cell size required for high density dynamic random access memories (DRAMs) results in a corresponding decrease in the area available for the storage node of the memory cell capacitor. Yet, design and operational parameters determine the minimum charge required for reliable operation of the memory cell despite decreasing cell area. Several techniques have been developed to increase the total charge capacity of the cell capacitor without significantly affecting the cell area. These include structures utilizing trench and stacked capacitors, as well as the utilization of new capacitor dielectric materials having higher dielectric constants. [0002]
    [0003] One common material utilized for the capacitor plates is conductively doped polysilicon. Such material is so utilized because of its compatibility with subsequent high temperature processing, good thermal expansion properties with SiO[0003] 2, and its ability to be conformally deposited over widely varying topography.
    [0004] As background, silicon occurs in crystalline and amorphous forms. Further, there are two basic types of crystalline silicon known as monocrystalline silicon and polycrystalline silicon. Polycrystalline silicon, polysilicon for short, is typically in situ or subsequently conductively doped to render the material conductive. Monocrystalline silicon is typically epitaxially grown from a silicon substrate. Silicon films deposited on dielectrics (such as SiO[0004] 2 and Si3N4) result in either an amorphous or polycrystalline phase. Specifically, it is generally known within the prior art that silicon deposited at wafer temperatures of less than approximately 580° C. will result in an amorphous silicon layer, whereas silicon deposited at temperatures higher than about 580° C. will result in a polycrystalline layer. The specific transition temperature depends on the source chemicals/precursors used for the deposition.
    [0005] The prior art has recognized that capacitance of a polysilicon layer can be increased merely by increasing the surface roughness of the polysilicon film that is used as a capacitor storage node. Such roughness is typically transferred to the cell dielectric and overlying polysilicon layer interfaces, resulting in a larger surface area for the same planar area which is available for the capacitor. One procedure utilized to achieve surface roughening involves deposition under conditions which are intended to inherently induce a rough or rugged upper polysilicon surface. Such include low pressure chemical vapor deposition (LPCVD) techniques. Yet, such techniques are inherently unpredictable or inconsistent in the production of a rugged polysilicon film. [0005]
    [0006] One type of polysilicon film which maximizes a roughened outer surface area is hemispherical grain (HSG) polysilicon typically provided to a thickness of from 300 Angstroms to 400 Angstroms. Such can be deposited or grown by a number of techniques. One technique includes direct LPCVD formation at 590° C. Another includes formation by first depositing an amorphous silicon film at 550[0006] 20 C. using He diluted SiH4 (20%) gas at 1.0 Torr, followed by a dedicated subsequent high temperature transformation anneal.
    [0007] One typical prior art process for providing a hemispherical grain layer of polysilicon for use as a capacitor electrode is described with reference to FIGS. [0007] 1-5. FIG. 1 illustrates a semiconductor wafer fragment 10 comprising a bulk monocrystalline silicon substrate 12 having a diffusion region 14 provided therein. An insulating dielectric layer 16 is provided over substrate 12, and having a contact opening 18 therethrough to diffusion region 14. A thin, substantially amorphous, silicon layer 20 is grown or otherwise provided outwardly of insulating layer 16 and within contact opening 18 in electrical connection with diffusion region 14.
    [0008] Referring to FIG. 2, the temperature of the wafer is raised to a suitable annealing temperature to render layer [0008] 20 into a hemispherical grain layer 20 a. The typical annealing temperature for producing layer 20 a is 625° C. Particle or other seeding can be provided outwardly of layer 20 prior to the annealing temperature to facilitate hemispherical grain growth.
    [0009] Wafer fragment [0009] 10 is then typically transferred through ambient air to other suitable equipment for deposition of a desired capacitor dielectric layer outwardly of layer 20 a. During the transfer of the wafer fragment to the dielectric layer deposition equipment, the temperature of the wafer is effectively lowered toward room ambient temperature. Subsequently, the wafer temperature is raised to the desired dielectric deposition temperature within the deposition equipment, which is higher than the hemispherical grain annealing temperature. This results in additional and undesired annealing of layer 20 a. This additional annealing effectively smoothens the previously provided HSG layer, resulting in grain size expansion and overlap in producing the undesired smoother layer 20 b of FIG. 3.
    [0010] FIG. 4 illustrates subsequent Si[0010] 3N4 dielectric layer deposition. Subsequently, an outer capacitive plate or electrode would be provided. The resultant outer surface of layer 20 b is thus undesirably smoother than layer 20 a, thus reducing the desired increase in capacitance that would have been achieved by the surface roughening of the FIG. 2 step.
    [0011] FIG. 5 illustrates the example prior art temperature vs. time profile that a wafer is subjected to in accordance with the above process. Cluster processing has been developed in the prior art, which enables transferring of wafers from one processing chamber to another without an intervening exposure of the wafers to ambient air conditions. Such can eliminate air exposure of wafers, and thermocycling between seeding and nitride growth all the way to room temperature. Regardless, the prior art still achieves hemispherical grain layer smoothing resulting from the increase in temperature from the HSG annealing temperature to the subsequent dielectric layer deposition temperature. [0011]
    [0012] Accordingly, needs remain for providing improved methods of producing roughened conductively doped polysilicon films for utilization in improved capacitor constructions. [0012] BRIEF DESCRIPTION OF THE DRAWINGS
    [0013] Preferred embodiments of the invention are described below with reference to the following accompanying drawings. [0013]
    [0014] FIG. 1 is a diagrammatic sectional view of a semiconductor wafer fragment processed according to a prior art method and is discussed in the “Background” section above. [0014]
    [0015] FIG. 2 is a view of the FIG. 1 wafer at a prior art processing step conducted subsequently to that shown in FIG. 1. [0015]
    [0016] FIG. 3 is a view of the FIG. 1 wafer at a prior art processing step conducted subsequently to that shown in FIG. 2. [0016]
    [0017] FIG. 4 is a view of the FIG. 1 wafer at a prior art processing step conducted subsequently to that shown in FIG. 3. [0017]
    [0018] FIG. 5 is a graphical representation of temperature vs. time for the above FIGS. [0018] 1-4 prior art processing method.
    [0019] FIG. 6 is a diagrammatic sectional view of a semiconductor wafer fragment at one processing step in accordance with the invention. [0019]
    [0020] FIG. 7 is a view of the FIG. 6 wafer fragment at a processing step subsequent to that shown by FIG. 6. [0020]
    [0021] FIG. 8 is a view of the FIG. 6 wafer fragment at a processing step subsequent to that shown by FIG. 7. [0021]
    [0022] FIG. 9 is a view of the FIG. 6 wafer fragment at a processing step subsequent to that shown by FIG. 8. [0022]
    [0023] FIG. 10 is a view of the FIG. 6 wafer fragment at a processing step subsequent to that shown by FIG. 9. [0023]
    [0024] FIG. 11 is a graphical representation of temperature vs. time for [0024] 12 one processing method in accordance with the invention.
    [0025] FIG. 12 is a graphical representation of temperature vs. time for another processing method in accordance with the invention. [0025] DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
    [0026] This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (Article 1, Section 8). [0026]
    [0027] In accordance with one aspect of the invention, a semiconductor processing method of providing a hemispherical grain polysilicon layer atop a substrate comprises the following steps: [0027]
    [0028] providing a substantially amorphous layer of silicon over a substrate at a selected temperature; [0028]
    [0029] raising the temperature of the substantially amorphous silicon layer to a higher dielectric layer deposition temperature, the temperature raising being effective to transform the amorphous silicon layer into hemispherical grain polysilicon; and [0029]
    [0030] depositing a dielectric layer over the silicon layer at the higher dielectric deposition temperature. [0030]
    [0031] Referring to FIG. 6, the semiconductor wafer fragment [0031] 30 is shown, comprising a bulk monocrystalline silicon substrate 32, a diffusion region 34, an insulating dielectric layer 36 having a contact opening 38 provided therethrough to diffusion region 34. A substantially amorphous layer of silicon 40 is provided over substrate 36/32 at a selected temperature, preferably at about 550° C. or less. An example and preferred thickness range for layer 40 as-deposited is from about 100 Angstroms to about 1000 Angstroms. Pressure during deposition is preferably from about 50 mTorr to about 250 mTorr, or higher. If desired, layer 40 can be cleaned at this point in the process, preferably by lowering the substrate temperature by 23° C. to 80° C. and includes an HF dip or spray. Most preferably, all processing in accordance with the invention occurs in a cluster tool apparatus such that no contamination occurs in between processing steps, thereby obviating any need for wafer cleaning.
    [0032] Regardless of the cleaning, the temperature of the substantially amorphous silicon layer is subsequently raised to that temperature at which dielectric layer deposition will occur. Particle or other seeding can be provided outwardly of layer [0032] 40 prior to, during or after the temperature raising step to facilitate hemispherical grain growth. The temperature raising to the dielectric deposition temperature is effective to transform the amorphous silicon layer into a layer of hemispherical grain polysilicon, such as layer 40 a in FIG. 7. A typical and preferred dielectric deposition temperature is from about 650° C. to about 850° C. The transformation from amorphous to hemispherical grain might substantially occur during the temperature rise to the higher dielectric layer deposition temperature, after the higher dielectric layer deposition temperature has been achieved but before dielectric layer deposition, or even after the higher dielectric layer deposition temperature has been achieved and during dielectric layer deposition.
    [0033] The chosen dielectric layer deposition temperature, and the timed interval taken to raise the wafer temperature from the selected temperature to the higher dielectric layer deposition temperature, are factors which will determine the degree to which transformation occurs during or after achieving the higher deposition temperature. For example, the lower the dielectric deposition temperature and the shorter the time interval of the temperature raising, the less likely substantial complete hemispherical grain transformation will occur prior to achieving the dielectric layer deposition temperature. On the other hand, the higher the dielectric layer deposition temperature and the slower the rate of increase to that temperature, the greater the likelihood that hemispherical grain transformation will occur at or just prior to achieving the higher dielectric layer deposition temperature. For example, a temperature ramp to an example nitridation temperature of 650° C. at from about 5° C./min. to about 10° C./min over 15 to 45 minutes at 100 mTorr will typically achieve HSG transformation during the ramp. On the other hand, rapid thermal processing to a desired nitridation temperature will typically result in HSG transformation after reaching the final nitridation temperature. [0033]
    [0034] FIG. 8 illustrates patterning and etching of hemispherical grain layer [0034] 40 a into a desired lower capacitor plate shape 42. Alternately, the substantially amorphous silicon layer can be patterned into a desired shape prior to hemispherical grain formation.
    [0035] Regardless and referring to FIG. 9, a dielectric layer [0035] 44 is deposited over the silicon layer at the higher dielectric deposition temperature. As alluded to above, the transformation to hemispherical grain material can be substantially completed prior to the step for depositing layer 44. Alternately, hemispherical grain layer transformation might occur during the provision of layer 44. Layer 44 preferably comprises Si3N4, or a composite of SiO2—Si3N4—SiO2.
    [0036] Referring to FIG. 10, an outer capacitor plate layer [0036] 46 is provided outwardly of dielectric layer 44 to form a desired resultant capacitor construction. Processing in such manner effectively takes advantage of the nitride deposition temperature as an effective annealing step thereby effectively obviating the smoothing tendency problem of the prior art.
    [0037] FIG. 11 illustrates an example profile of temperature vs. time of wafer processing in accordance with an aspect of the invention. In such process, the higher dielectric deposition temperature is achieved and maintained throughout the time of transfer from a seeding and annealing chamber to a nitride deposition chamber. FIG. 12 illustrates an alternate process whereby temperature increase and accordingly annealing occurs after transfer into a dielectric deposition chamber. [0037]
    [0038] Further in accordance with an aspect of the invention, an intermediate annealing can be conducted if desired to increase the surface roughness of the initially deposited film. For example, the silicon layer temperature can be initially raised to an annealing temperature below the higher dielectric layer deposition temperature, and maintained there for a time period effective to increase the degree of surface roughness from its initial degree of surface roughness. Subsequently, the silicon layer temperature is raised to the higher dielectric layer deposition temperature, with the subsequent temperature raising further increasing the degree of surface roughness of the resultant silicon layer. One example intermediate surface roughening annealing would include maintaining an intermediate temperature of 555° C. at 300 mTorr in an N[0038] 2 ambient for 20 minutes. Further if desired, the annealed silicon layer could then be cleaned before subsequently raising the temperature to the higher dielectric layer deposition temperature
    [0039] In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents. [0039]
    权利要求:
    Claims (36)
    [1" id="US-20010009808-A1-CLM-00001] 1. A semiconductor processing method of providing a hemispherical grain polysilicon layer atop a substrate comprising the following steps:
    providing a substantially amorphous layer of silicon over a substrate at a selected temperature;
    raising the temperature of the substantially amorphous silicon layer to a higher dielectric layer deposition temperature, the temperature raising being effective to transform the amorphous silicon layer into hemispherical grain polysilicon; and
    depositing a dielectric layer over the silicon layer at the higher dielectric deposition temperature.
    [2" id="US-20010009808-A1-CLM-00002] 2. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 1 wherein the selected temperature is less than or equal to about 550° C.
    [3" id="US-20010009808-A1-CLM-00003] 3. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 1 wherein the higher dielectric deposition temperature is from about 650° C. to about 85° C.
    [4" id="US-20010009808-A1-CLM-00004] 4. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 1 wherein, the selected temperature is less than or equal to about 550° C.; and
    the higher dielectric deposition temperature is from about 650° C. to about 850° C.
    [5" id="US-20010009808-A1-CLM-00005] 5. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 1 further comprising cleaning the substantially amorphous silicon layer prior to raising the temperature to the higher dielectric deposition temperature.
    [6" id="US-20010009808-A1-CLM-00006] 6. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 1 further comprising cleaning the substantially amorphous silicon layer prior to raising the temperature to the higher dielectric deposition temperature, the cleaning comprising lowering the temperature of the substrate below the selected temperature.
    [7" id="US-20010009808-A1-CLM-00007] 7. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 1 wherein the step of depositing the dielectric layer comprises providing such layer to predominately comprise Si3N4.
    [8" id="US-20010009808-A1-CLM-00008] 8. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 1 wherein the hemispherical grain layer is substantially formed before the depositing step.
    [9" id="US-20010009808-A1-CLM-00009] 9. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 1 wherein the hemispherical grain layer is substantially formed during the depositing step.
    [10" id="US-20010009808-A1-CLM-00010] 10. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 1 comprising providing the hemispherical grain polysilicon layer into a desired lower capacitor plate shape, and providing an outer capacitor plate outwardly of the dielectric is layer to form a capacitor construction.
    [11" id="US-20010009808-A1-CLM-00011] 11. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 1 wherein the substantially amorphous layer as provided has an initial degree of surface roughness, the temperature raising step comprising:
    initially raising the silicon layer temperature to an annealing temperature below the higher dielectric layer deposition temperature, and maintaining the silicon layer at the annealing temperature for a time period effective to increase the degree of surface roughness from the initial degree; and
    subsequently raising the silicon layer temperature to the higher dielectric layer deposition temperature, the subsequent temperature raising further increasing the degree of surface roughness of the resultant silicon layer.
    [12" id="US-20010009808-A1-CLM-00012] 12. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 11 further comprising cleaning the silicon layer after the intermediate temperature annealing before subsequently raising the temperature to the higher dielectric layer deposition temperature.
    [13" id="US-20010009808-A1-CLM-00013] 13. A semiconductor processing method of providing a hemispherical grain polysilicon layer atop a substrate comprising the following steps:
    providing a substantially amorphous layer of silicon over a substrate at a selected temperature;
    raising the temperature of the substantially amorphous silicon layer to a higher dielectric layer deposition temperature and maintaining the silicon layer at the higher deposition temperature for a selected period of time, the selected period of time and the higher temperature in combination being effective to transform the amorphous silicon layer into hemispherical grain polysilicon; and
    depositing a dielectric layer over the silicon layer at the higher dielectric deposition temperature.
    [14" id="US-20010009808-A1-CLM-00014] 14. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 13 wherein the selected temperature is less than or equal to about 550° C.
    [15" id="US-20010009808-A1-CLM-00015] 15. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 13 wherein the higher dielectric deposition temperature is from about 650° C. to about 850° C.
    [16" id="US-20010009808-A1-CLM-00016] 16. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 13 wherein, the selected temperature is less than or equal to about 550° C.; and
    the higher dielectric deposition temperature is from about 650° C. to about 850° C.
    [17" id="US-20010009808-A1-CLM-00017] 17. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 13 further comprising cleaning the substantially amorphous silicon layer prior to raising the temperature to the higher dielectric deposition temperature.
    [18" id="US-20010009808-A1-CLM-00018] 18. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 13 further comprising cleaning the substantially amorphous silicon layer prior to raising the temperature to the higher dielectric deposition temperature, the cleaning comprising lowering the temperature of the substrate below the selected temperature.
    [19" id="US-20010009808-A1-CLM-00019] 19. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 13 wherein the step of depositing the dielectric layer comprises providing such layer to predominately comprise Si3N4.
    [20" id="US-20010009808-A1-CLM-00020] 20. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 13 wherein the hemispherical grain layer is substantially formed before the depositing step.
    [21" id="US-20010009808-A1-CLM-00021] 21. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 13 wherein the hemispherical grain layer is substantially formed during the depositing step.
    [22" id="US-20010009808-A1-CLM-00022] 22. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 13 comprising providing the hemispherical grain polysilicon layer into a desired lower capacitor plate shape, and providing an outer capacitor plate outwardly of the dielectric layer to form a capacitor construction.
    [23" id="US-20010009808-A1-CLM-00023] 23. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 13 wherein the substantially amorphous layer as provided has an initial degree of surface roughness, the temperature raising step comprising:
    initially raising the silicon layer temperature to an annealing temperature below the higher dielectric layer deposition temperature, and maintaining the silicon layer at the annealing temperature for a time period effective to increase the degree of surface roughness from the initial degree; and
    subsequently raising the silicon layer temperature to the higher dielectric layer deposition temperature, the subsequent temperature raising further increasing the degree of surface roughness of the resultant silicon layer.
    [24" id="US-20010009808-A1-CLM-00024] 24. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 23 further comprising cleaning the silicon layer after the intermediate temperature annealing before subsequently raising the temperature to the higher dielectric layer deposition temperature.
    [25" id="US-20010009808-A1-CLM-00025] 25. A semiconductor processing method of providing a hemispherical grain polysilicon layer atop a substrate comprising the following steps:
    providing a substantially amorphous layer of silicon over a substrate at a selected temperature;
    raising the temperature of the substantially amorphous silicon layer to a higher dielectric layer deposition temperature over a selected period of time, the selected period of time and the temperature increase in combination being effective to transform the amorphous silicon layer into hemispherical grain polysilicon; and
    depositing a dielectric layer over the hemispherical grain polysilicon layer at the higher dielectric deposition temperature.
    [26" id="US-20010009808-A1-CLM-00026] 26. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 25 wherein the selected period of time is from about 5 minutes to about 20 minutes.
    [27" id="US-20010009808-A1-CLM-00027] 27. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 25 wherein the selected temperature is less than or equal to about 550° C.
    [28" id="US-20010009808-A1-CLM-00028] 28. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 25 wherein the higher dielectric deposition temperature is from about 650° C. to about 850° C.
    [29" id="US-20010009808-A1-CLM-00029] 29. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 25 wherein,
    the selected temperature is less than or equal to about 550° C.; and
    the higher dielectric deposition temperature is from about 650° C. to about 850° C.
    [30" id="US-20010009808-A1-CLM-00030] 30. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 25 wherein,
    the selected temperature is less than or equal to about 550° C.;
    the higher dielectric deposition temperature is from about 650° C. to about 850° C.; and
    the selected period of time is from about 5 minutes to about 20 minutes.
    [31" id="US-20010009808-A1-CLM-00031] 31. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 25 further comprising cleaning the substantially amorphous silicon layer prior to raising the temperature to the higher dielectric deposition temperature.
    [32" id="US-20010009808-A1-CLM-00032] 32. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 25 further comprising cleaning the substantially amorphous silicon layer prior to raising the temperature to the higher dielectric deposition temperature, the cleaning comprising lowering the temperature of the substrate below the selected temperature.
    [33" id="US-20010009808-A1-CLM-00033] 33. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 25 wherein the step of depositing the dielectric layer comprises providing such layer to predominately comprise Si3N4.
    [34" id="US-20010009808-A1-CLM-00034] 34. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 25 comprising providing the hemispherical grain polysilicon layer into a desired lower capacitor plate shape, and providing an outer capacitor plate outwardly of the dielectric layer to form a capacitor construction.
    [35" id="US-20010009808-A1-CLM-00035] 35. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 25 wherein the substantially amorphous layer as provided has an initial degree of surface roughness, the temperature raising step comprising:
    initially raising the silicon layer temperature to an annealing temperature below the higher dielectric layer deposition temperature, and maintaining the silicon layer at the annealing temperature for a time period effective to increase the degree of surface roughness from the initial degree; and
    subsequently raising the silicon layer temperature to the higher dielectric layer deposition temperature, the subsequent temperature raising further increasing the degree of surface roughness of the resultant silicon layer.
    [36" id="US-20010009808-A1-CLM-00036] 36. The semiconductor processing method of providing a hemispherical grain polysilicon layer of
    claim 35 further comprising cleaning the silicon layer after the intermediate temperature annealing before subsequently raising the temperature to the higher dielectric layer deposition temperature.
    类似技术:
    公开号 | 公开日 | 专利标题
    US5691228A|1997-11-25|Semiconductor processing method of making a hemispherical grain | polysilicon layer
    US5639685A|1997-06-17|Semiconductor processing method of providing a conductively doped layer of hemispherical grain polysilicon
    US5854734A|1998-12-29|Capacitor construction
    US5320880A|1994-06-14|Method of providing a silicon film having a roughened outer surface
    US6190992B1|2001-02-20|Method to achieve rough silicon surface on both sides of container for enhanced capacitance/area electrodes
    US6077754A|2000-06-20|Methods of forming a silicon nitride film, a capacitor dielectric layer and a capacitor
    KR100207444B1|1999-07-15|Capacitor fabrication method and its device having high dielectronic layer and electrode
    US5877063A|1999-03-02|Method of forming rough polysilicon surfaces
    US5208479A|1993-05-04|Method of increasing capacitance of polycrystalline silicon devices by surface roughening and polycrystalline silicon devices
    US5656529A|1997-08-12|Method for manufacturing highly-integrated capacitor
    US6143620A|2000-11-07|Semiconductor processing method of providing a roughened polysilicon film and a capacitor construction
    US5888295A|1999-03-30|Method of forming a silicon film
    US6699745B1|2004-03-02|Capacitor and memory structure and method
    US6249019B1|2001-06-19|Container capacitor with increased surface area and method for making same
    US5976931A|1999-11-02|Method for increasing capacitance
    US5798280A|1998-08-25|Process for doping hemispherical grain silicon
    US6235613B1|2001-05-22|Method of producing HSG using an amorphous silicon disordered layer as a substrate
    US5837582A|1998-11-17|Method to increase capacitance of a DRAM cell
    US6197653B1|2001-03-06|Capacitor and memory structure and method
    US6143605A|2000-11-07|Method for making a DRAM capacitor using a double layer of insitu doped polysilicon and undoped amorphous polysilicon with HSG polysilicon
    US6187628B1|2001-02-13|Semiconductor processing method of forming hemispherical grain polysilicon and a substrate having a hemispherical grain polysilicon layer
    US6368913B1|2002-04-09|Method of manufacturing a semiconductor device and a semiconductor device
    US5893980A|1999-04-13|Semiconductor device capacitor fabrication method
    JPH07249690A|1995-09-26|Manufacture of semiconductor device
    US6162680A|2000-12-19|Method for forming a DRAM capacitor
    同族专利:
    公开号 | 公开日
    US6194264B1|2001-02-27|
    US5691228A|1997-11-25|
    US6337243B2|2002-01-08|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US20060223333A1|2005-04-05|2006-10-05|Ming Li|Single wafer thermal CVD processes for hemispherical grained silicon and nano-crystalline grain-sized polysilicon|
    CN106449363A|2016-10-31|2017-02-22|武汉华星光电技术有限公司|Low-temperature polycrystalline silicon layer manufacture method, array substrate manufacture method and array substrate|US5691249A|1990-03-20|1997-11-25|Nec Corporation|Method for fabricating polycrystalline silicon having micro roughness on the surface|
    US5256587A|1991-03-20|1993-10-26|Goldstar Electron Co., Ltd.|Methods of patterning and manufacturing semiconductor devices|
    JP2508948B2|1991-06-21|1996-06-19|日本電気株式会社|Method for manufacturing semiconductor device|
    KR940007391B1|1991-08-23|1994-08-16|삼성전자 주식회사|Method of fabricating a semiconductor memory device|
    US5407534A|1993-12-10|1995-04-18|Micron Semiconductor, Inc.|Method to prepare hemi-spherical grain silicon using a fluorine based gas mixture and high vacuum anneal|
    US5691228A|1996-01-18|1997-11-25|Micron Technology, Inc.|Semiconductor processing method of making a hemispherical grain polysilicon layer|US5913128A|1995-07-24|1999-06-15|Micron Technology, Inc.|Method for forming texturized polysilicon|
    US6187628B1|1995-08-23|2001-02-13|Micron Technology, Inc.|Semiconductor processing method of forming hemispherical grain polysilicon and a substrate having a hemispherical grain polysilicon layer|
    US6083849A|1995-11-13|2000-07-04|Micron Technology, Inc.|Methods of forming hemispherical grain polysilicon|
    US5691228A|1996-01-18|1997-11-25|Micron Technology, Inc.|Semiconductor processing method of making a hemispherical grainpolysilicon layer|
    JP2795316B2|1996-05-21|1998-09-10|日本電気株式会社|Method for manufacturing semiconductor device|
    US6528436B1|1996-10-21|2003-03-04|Micron Technology. Inc.|Method of forming silicon nitride layer directly on HSG polysilicon|
    US6197653B1|1997-03-27|2001-03-06|Texas Instruments Incorporated|Capacitor and memory structure and method|
    KR100259038B1|1997-03-31|2000-06-15|윤종용|Method for manufacturing semiconductor capacitor and semiconductor capacitor manufactured thereby|
    US6218260B1|1997-04-22|2001-04-17|Samsung Electronics Co., Ltd.|Methods of forming integrated circuit capacitors having improved electrode and dielectric layer characteristics and capacitors formed thereby|
    US6093617A|1997-05-19|2000-07-25|Taiwan Semiconductor Manufacturing Company|Process to fabricate hemispherical grain polysilicon|
    US5972804A|1997-08-05|1999-10-26|Motorola, Inc.|Process for forming a semiconductor device|
    US5969382A|1997-11-03|1999-10-19|Delco Electronics Corporation|EPROM in high density CMOS having added substrate diffusion|
    US5930625A|1998-04-24|1999-07-27|Vanguard International Semiconductor Corporation|Method for fabricating a stacked, or crown shaped, capacitor structure|
    US5837582A|1998-05-22|1998-11-17|Taiwan Semiconductor Manufacturing Company, Ltd.|Method to increase capacitance of a DRAM cell|
    US5877052A|1998-06-11|1999-03-02|Vanguard International Semiconductor Corporation|Resolution of hemispherical grained silicon peeling and row-disturb problems for dynamic random access memory, stacked capacitor structures|
    US6046083A|1998-06-26|2000-04-04|Vanguard International Semiconductor Corporation|Growth enhancement of hemispherical grain silicon on a doped polysilicon storage node capacitor structure, for dynamic random access memory applications|
    KR100282709B1|1998-08-28|2001-03-02|윤종용|Manufacturing method of capacitor using hemispherical silicon|
    KR100289407B1|1998-09-01|2001-06-01|김영환|Fabrication method of capacitor for semiconductor device|
    US6096626A|1998-09-03|2000-08-01|Micron Technology, Inc.|Semiconductor structures and semiconductor processing methods of forming silicon layers|
    US6245493B1|1998-12-04|2001-06-12|Bhanwar Singh|Method for reducing surface reflectivity by increasing surface roughness|
    KR100363083B1|1999-01-20|2002-11-30|삼성전자 주식회사|Hemispherical grain capacitor and forming method thereof|
    KR100317042B1|1999-03-18|2001-12-22|윤종용|Cylindrical capacitor having hsg silicons on its inner surface and a method for fabricating thereof|
    US6630718B1|1999-07-26|2003-10-07|Micron Technology, Inc.|Transistor gate and local interconnect|
    JP4389359B2|2000-06-23|2009-12-24|日本電気株式会社|Thin film transistor and manufacturing method thereof|
    US6392922B1|2000-08-14|2002-05-21|Micron Technology, Inc.|Passivated magneto-resistive bit structure and passivation method therefor|
    US6548368B1|2000-08-23|2003-04-15|Applied Materials, Inc.|Method of forming a MIS capacitor|
    US6204141B1|2000-09-13|2001-03-20|Taiwan Semiconductor Mfg. Co. Ltd.|Method of manufacturing a deep trench capacitor|
    DE10143283C1|2001-09-04|2002-12-12|Infineon Technologies Ag|Production of a trench capacitor comprises a preparing a substrate having a surface in which a trench is formed and having an upper region, a lower region and a side wall|
    US6794704B2|2002-01-16|2004-09-21|Micron Technology, Inc.|Method for enhancing electrode surface area in DRAM cell capacitors|
    US6783995B2|2002-04-30|2004-08-31|Micron Technology, Inc.|Protective layers for MRAM devices|
    US6723613B2|2002-07-02|2004-04-20|Semiconductor Manufacturing InternationalCorporation|Method of forming an isolated-grain rugged polysilicon surface via a temperature ramping step|
    US7961161B2|2007-03-02|2011-06-14|Silicon Quest Kabushiki-Kaisha|Display system comprising a mirror device with micromirrors controlled to operate in intermediate oscillating state|
    法律状态:
    2002-11-19| CC| Certificate of correction|
    2005-06-16| FPAY| Fee payment|Year of fee payment: 4 |
    2009-06-10| FPAY| Fee payment|Year of fee payment: 8 |
    2013-08-16| REMI| Maintenance fee reminder mailed|
    2014-01-08| LAPS| Lapse for failure to pay maintenance fees|
    2014-02-03| STCH| Information on status: patent discontinuation|Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
    2014-02-25| FP| Expired due to failure to pay maintenance fee|Effective date: 20140108 |
    优先权:
    申请号 | 申请日 | 专利标题
    US08/591,227|US5691228A|1996-01-18|1996-01-18|Semiconductor processing method of making a hemispherical grainpolysilicon layer|
    US08/926,596|US6194264B1|1996-01-18|1997-08-20|Semiconductor processing method of making a hemispherical grainpolysilicon layer|
    US09/771,441|US6337243B2|1996-01-18|2001-01-25|Semiconductor processing method of making a hemispherical grainpolysilicon layer|US09/771,441| US6337243B2|1996-01-18|2001-01-25|Semiconductor processing method of making a hemispherical grainpolysilicon layer|
    [返回顶部]